



#### Vote Application Note – Basic Info





Fig. 1: One QFN28 voter chip having four independent voting circuits. Each voting circuit enables Triple Modular Redundancy (TMR) Table 1: Truth table for each voting circuit



# Voter Application Note – Data Integrity for Interfaces

![](_page_2_Picture_1.jpeg)

![](_page_2_Figure_2.jpeg)

#### (Before – Conventional)

Fig. 2A: Original setup (without hardware data integrity protection)

(After – TMR)

Fig. 2B: Modified setup (with hardware data integrity protection) – There is no need to modify the interface protocols or firmware. Tested interface protocols include UART, SPI, I<sup>2</sup>C.

# Voter Application Note – Example: SPI Memory Interface

![](_page_3_Picture_1.jpeg)

![](_page_3_Figure_2.jpeg)

Fig. 3A: Original setup for an SPI Interface

Fig. 3B: Modified setup for a TMR SPI Interface

# Voter Application Note – Example: Watch Dog Signal

![](_page_4_Picture_1.jpeg)

![](_page_4_Figure_2.jpeg)

Input			Output		Meaning
A	В	С	Flag	Error	_
0	0	0	0	0	Chip may be damaged
0	0	1	0	1	
0	1	0	0	1	
0	1	1	1	1	Chip has SEUs, caution
1	0	0	0	1	
1	0	1	1	1	
1	1	0	1	1	
1	1	1	1	0	Chip Healthy

# Voter Application Note – Design Concept for TMR

![](_page_5_Picture_1.jpeg)

TMR can be applied at the Master side (e.g., Sub-System A) or at the Slave side (e.g., Sub-System B) or at both sides

![](_page_5_Figure_3.jpeg)

#### **End of Presentation**

--- Thank You ---

![](_page_6_Picture_2.jpeg)

#### **ZERO-ERROR SYSTEMS**

![](_page_6_Picture_4.jpeg)

Contact Us: info@zero-errorsystems.com

Follow Us: <u>https://zero-errorsystems.com/</u> <u>https://sg.linkedin.com/company/zero-error-systems-zes</u>

@ Copyright Zero-Error Systems Pte Ltd