# **ZES100 - Latchup Detection and Protection (LDAP)**

**Enabling Advanced Commercial-Off-The-Shelf (COTS) to 'Space-Grade'**

## **Description**

ZES100 is an integrated solution designed to detect Single-Event Latchup (SEL) in a target device and subsequently provide a recovery. It can be used to protect power supply and Commercial-Off-The-Shelf (COTS) devices from anomalous current due to SEL.

ZES100 is based on ZES's proprietary technology, offering an unprecedented means to protect COTS from SEL – enabling advanced COTS devices to space. Specifically, ZES100 incorporates two levels of protections. First, ZES100 can detect the early onset of SEL occurrence, including micro-SEL, a localized SEL whose current is often relatively low. Second, ZES100 can also provide an overall current limit. Collectively, two levels of protection efficiently remove SEL by an appropriate power cycling.

ZES100 is immune to Single-Event Transient (SET) and Single-Event Upset (SEU), and is unaffected by long-term drift current due to Total Ionized Dose (TID).

**Internal power switch** with Low on-resistance  $(R_{DSONP})$  of 10mohm at Vgs =-4.5V with 500mA.

High integration makes ZES100 an ideal candidate to protect advanced COTS devices in space.

### **Applications**

- Space and Industrial application.
- Satellite and Payload power management control and distribution.
- Application for aircraft and automotive available.

### **Features**

- Fast response to SEL
- Detection of the SEL occurrence at on-set
- Detection of micro-SEL
- Automatic and adjustable power cycling
- Immune from current drift due to aging and TID
- Wide-range supply voltage and loading current
- Space qualified technology
- **Radiation Hardened by Design (RHBD)**
- Qualified for space enhanced plastic (SEP)
- ITAR free
- Over current short protection
- Evaluation Kit available

#### **Electrical Performance**



#### **Radiation Performance (Cyclotron Verified)**



only tested in room temperature, and hence not warranted for performance over the full specified temperature range of –55°C to 125°C or operating

#### <span id="page-0-2"></span>**Ordering Information**



#### **For price, delivery, and ordering information please contac[t info@zero-errorsystems.com.](mailto:info@zero-errorsystems.com)**

life.

<span id="page-0-0"></span>Higher current can be achieved if an external switch is employed.

<span id="page-0-1"></span><sup>†</sup> These units are intended for engineering evaluation only. These units are not suitable for qualification, production, radiation testing or flight use. Parts are

# **1 Pin Configuration**

# **1.1 ZES100 Pin Connections (QFN32: 5mm x 5mm)**



### **TOP VIEW**

### **1.2 Pin Description**

#### **Table 1 ZES100 Pin Description**

#### \*In – input, Out – Output



\*ENB pin (active low), when ENB="0" means 0V(GND) and when ENB ="1" means V<sub>DD</sub>.

# **2 Typical Application Diagram**



**Figure 1 Typical application circuit**



**Figure 2 Simplified block diagram**

## **3 Maximum Ratings**

Absolute maximum ratings are limits beyond which damage to the device may occur. Exposure to absolute rating conditions for extended periods may affect device reliability. Functional operation of the device at these conditions is not implied.

#### **Table 2 Absolute maximum ratings**



\*Maximum pulsed switch current is RMS value tested with repetitive sine pulse.

# **4 Electrical Characteristics**

Typical values correspond to  $T_J = 25^{\circ}$ C. V<sub>IN</sub> = V<sub>DD</sub> = 5V unless otherwise specified.

#### **Table 3 Electrical Characteristic**



<span id="page-5-0"></span> $\frac{1}{2}$  V<sub>IN</sub> must be always equal to or lower than V<sub>DD</sub> at any time.

# **5 Device Description and Operation**

#### **5.1 Overview**

The ZES100 is a versatile monolithic device designed for satellite applications to provide protection on both power supply and COTS devices in case of anomalous current demand due to SEL. This device can be configured to detect SEL and micro-SELs using ZES's proprietary technology, in addition to the basic current limiter function. With both detection mechanisms, power supplies which work in harsh radiation environment are protected from damage caused by SELs.



**Figure 3 Demonstrations of accumulated micro-SELs induced by Laser** 

The power supply bus  $V_{\text{IN}}$ , under ZES100 protection, has a voltage ranging from 1.2V to  $V_{\text{DD}}$  where  $V_{\text{DD}}$  ranging from 2.5V to 5V. When a device under protection (DUP) requires multiple supply voltage domains, multiple ZES100 devices can be configured to allow synchronized power cycling when one of the voltage domains is affected by SEL.





The core of the device consists of current sensing, latchup detection, recovery, and telemetry functions designed for high reliability system implementation.



**Figure 5 Typical application circuit implementation** 

<b>Symbol</b>	<b>Typical Value</b>	<b>Unit</b>
R <sub>SEN</sub>	$15 + 1%$	$m\Omega$
$R_{SEN+}$	$5.1 \pm 1\%$	Ω
$R_{PG}$	100	kΩ
R <sub>TEL</sub>	1 ± 1%	kΩ
$R_1$	$18 + 1\%$	kΩ
R <sub>BIAS</sub>	$470 + 1%$	Ω
C <sub>1</sub>	10 ±5%	nF
C <sub>3</sub>	$10 + 5%$	nF
C <sub>4</sub>	$10 + 5%$	nF
$C_D$	$10 + 5%$	nF
$C_{SL}$	10 ±5%	nF
$C_{ARM}$	$1 + 5%$	nF

<span id="page-7-0"></span>**Table 4 Typical values of implementation for current limit of ~500mA, current ratio of ~340**

#### **5.2 Current Sensing**

ZES100 has a built-in current sensor to read the current through  $V_{\text{OUT}}$ , i.e., the output/load current  $I_{\text{OUT}}$  as the sensed current I<sub>SEN</sub> with a certain current sensing ratio. The current sensing ratio between  $I_{\text{OUT}}$  and I<sub>SEN</sub> can be customized using R<sub>SEN</sub>- and R<sub>SEN+</sub> resistors by the following relationship.

$$
r = \frac{I_{OUT}}{I_{SEN}} = \frac{I_{OUT,MAX}}{I_{SEN,MAX}} = \frac{R_{SEN+}}{R_{SEN-}}
$$

The current sensing ratio depends on the load and the absolute maximum rating ZES100's internal sense current branch  $(-2m)$ . For example, for a Device Under Protection (DUP) with max supply current,  $I_{\text{OUT,MAX}}$  of 500mA, we can limit the maximum sensed current I<sub>SEN,MAX</sub> to 1.47mA (additional derating) to obtain current sensing ratio of 340. If the RsENresistance is set to be 15mΩ, then the R<sub>SEN+</sub> resistance is 5.1Ω. It is recommended to design the minimum voltage drop across RSEN− of 5mV with refer to below **Table 5**.



#### **Table 5 Recommended Current Sensing ratio**

Note: The above R<sub>SEN+/-</sub> values are for reference only, please check with ZES for verification.

The current sensing ratio accuracy may be affected by several factors such as parasitic resistance of PCB traces, resistors tolerance, internal offset, etc. To mitigate the impact of parasitic resistance of PCB traces, it is recommended that the PCB route from R<sub>SEN</sub>− to V<sub>S</sub>− (low current path for sensing) is isolated from the route from R<sub>SEN</sub>− to SP (high current path). **[Figure 6](#page-8-0)** depicts a PCB layout example where the two paths are only connected together at one of the R<sub>SEN</sub>− pads such that the voltage sensed by V<sub>S</sub>− will be less affected by the voltage drop due to parasitic resistance of the PCB trace.



<span id="page-8-0"></span>**Figure 6 PCB layout recommendation for a better current sensing accuracy**

### **5.3 Latchup Detection**

#### **5.3.1 Major-SEL, Micro-SEL and Overcurrent Detection**

The ZES100's major-SEL/micro-SEL detections can be activated with detection enable DE[2:0] pins. To maximize the benefits of ZES100, it is highly recommended to set DE[2:0] = '101'.

**[Figure 7](#page-9-0)** depicts the V<sub>OUT</sub> and PG signals during a power cycling when a major-SEL/micro-SEL occurs. The V<sub>OUT</sub> remains stable after the power cycling as the latter removes the unwanted state. Under general scenarios, a power cycling is appropriate to remove all SELs.



<span id="page-9-0"></span>**Figure 7 Waveforms of VOUT (blue) and PG (yellow) during a power cycling when an SEL occurs.**

The SEL/µSEL detection configuration depends on the TRIM[1:0], and C<sub>3</sub> capacitance. The TRIM[1:0] is a 2-bit (MSB...LSB) signal that set the built-in monotonic threshold levels. A lower TRIM[1:0] value increases the detection sensitivity; typical TRIM[1:0] is set to "00". A higher C<sub>3</sub> also increases the detection sensitivity; typical C<sub>3</sub> is set to 10nF.

ZES100 also operates as a current limiter that detects a general over load current event (e.g. Short circuit at the Load), and subsequently initiates a recovery sequence after a blank period T<sub>BLANK</sub>. If the Device Under Protection (DUP) remains in the overcurrent state after T<sub>BLANK</sub>, ZES100 will initiate another recovery sequence that primarily consists of a power cycling.

In a scenario where a power cycling could not remove the overcurrent state, e.g. permanent damage, the power cycling sequence will be repeated until the overcurrent state is removed or the ZES100 is disabled. **[Figure 8](#page-9-1)** depicts the Vout and PG signals when overcurrent occurs and could not be removed.



<span id="page-9-1"></span>Figure 8 Waveforms of V<sub>out</sub> (blue) and PG (yellow) during power cycling when an overcurrent occurs and **sustains after a power cycling.**

#### **A. Blank Time**

The detection blank time is the duration between the event when an overcurrent is first detected and the recovery action is initiated. It enables additional filtering of unwanted supply current noise or glitches that may cause false detection.

The blank time can be programmed by setting the  $C_1$  value with the following relationship.

$$
C_1 \cong \frac{T_{BLANK}(\text{in seconds})}{25000} \quad F \tag{1}
$$

#### **5.4 Recovery**

ZES100 initiates a recovery sequence when it detects overcurrent/major-SEL/µSEL events. The recovery sequence consists of power cycling, rearm of detection, and  $V_{\text{OUT}}$  ramp-up control or slew rate.

#### **5.4.1 Power Cycling and Slew Rate Control**

The power cycling duration T<sub>CYCLE</sub> can be broken down into fall, 'off', and rise times as tabulated in **[Table 6](#page-10-0)**.

#### **Table 6 The breakdown of power cycling duration**

<span id="page-10-0"></span>

Depending on the required accuracy of  $T_{\rm CYC}$ , users may need to consider the above dependencies. In typical application, the  $T<sub>CYC</sub>$  can be approximated by the "off" time duration by the following equation.

$$
T_{CYCLE} \cong T_{OFF} \approx 7 \times 10^4 C_D \tag{2}
$$

Additionally, ZES100 can program the  $V_{\text{OUT}}$  ramp-up rate (slew rate) for devices that require controlled supply voltage ramp-up during start up or power cycling. The V<sub>OUT</sub> ramp up slew rate can be configured by  $C_{SL}$  capacitance and their relationship is approximated by:

$$
SR = \frac{dV_{OUT}}{dt} \approx \frac{V_{IN} \times (-0.9)}{2.5 \times 10^4 \times C_{SL}} \quad V/s \tag{3}
$$

#### **5.4.2 Rearm of Detection**

At the end of power cycling sequence, the inrush supply current of DUP may inadvertently introduce a false detection. The REARM pin can be used to temporarily disable ZES100's detection block when the output is not ready. The rearm of detection will start after a delay TREARM that can be estimated as follows.

$$
T_{REARM} \cong C_{ARM} \times \frac{VDD}{2 \times I_{BIAS}}
$$
\n(4)

### **5.5 Synchronization**

The ZES100 supports synchronization of multiple ZES100 devices akin to a multi-channel system. In each channel, one ZES100 provides protection to a single supply line or domain. When one of the channels initiates a power cycling sequence, it will trigger power cycling at the other channels. The power cycling duration of each channel is independent of each other.

The synchronization feature can be implemented by simply connecting the SYNC pin (shared with PG) of multiple ZES100 devices to a pull-up resistor RPG. **[Figure 9](#page-11-0)** depicts an example circuit implementation of synchronization of ZES100s to protect a DUP with two supply inputs.



#### <span id="page-11-0"></span>**Figure 9 Example circuit of synchronized ZES100s to protect a DUP with two supply inputs**

### **5.6 Status Telemetry**

#### **5.6.1 PG (Power Good)**

The ZES100 includes an open-drain power good PG pin (shared with SYNC pin) that provides the status of  $V_{\text{OUT}}$ . PG is '1' when  $V_{\text{OUT}}$  is approximately >0.9V<sub>IN</sub>, otherwise PG is '0' or pulled-down. The pull-up R<sub>PG</sub> value can range 10k-100kΩ.

#### **5.6.2 ITEL (Telemetry)**

The telemetry circuit provides information about the load current. The current that flows through  $I_{TEL}$  pin is proportional to the current flowing from the bus supply line to the load. The voltage VRTEL across an external resistor RTEL that is connected between  $V_{DD}$  and  $I_{TEL}$ , is proportional to load current.

The relationship between  $V_{\text{RTEL}}$  and load current is as follows.

$$
V_{RTEL} = VDD - R_{TEL} \left(\frac{I_{OUT}}{r} + 2 \times I_{BIAS}\right)
$$

Where  $r$  is the current sensing ratio, and

**IBIAS** is the current through BIAS pin. (5) (5)

#### **5.7 Enable Pin (ENB)**

The ZES100 includes an enable ENB pin (active low) to indirectly control the power switches through DRVP and DRVN pins. **[Table 7](#page-12-0)** tabulates the truth table of ENB pin. By setting ENB to "1", the power switches can be switched off.

#### **Table 7 Truth table of EN**

<span id="page-12-0"></span>

### **5.8 External Power Switches (for higher IOUT)**

The ZES100 has a built-in power PFET switch, and a pull-down NFET switch (in series with a 50  $\Omega$  resistor). Both the built-in switches are de-rated and their gates are accessible through GP and GN, respectively. The max drain-source current of the power PFET is 500mA at 125°C. These power switches can be driven by ZES100's drivers DRVP and DRVN. To use the built-in power switches, simply connect DRVP to GP, and DRVN to GN as depicted in **[Figure 5](#page-7-0)**.

The ZES100 also supports the use of an external power switch (P-type) to deliver higher **I<sub>oUT</sub>** to load. **[Figure 10](#page-13-0)** depicts an example circuit configuration to implement ZES100 with an external power transistor.

\*Recommendation for the selection of external switch, the Gate-Source Threshold Voltage  $V_{gs(th)} > V_{IN} - 0.2V$ .



<span id="page-13-0"></span>**Figure 10 Example circuit configuration to implement ZES100 with an external power switch.**

 $(1)$ 

# **6 Design Recommendations**

### **6.1 Input and Output Capacitors**

Integration of ZES100 into a system requires some considerations in the selection of both input capacitor  $C_{\text{IN}}$  and output capacitor COUT as these capacitors could induce sensitivity and reliability issues. **[Figure 11](#page-14-0)** depicts the typical placement of C<sub>IN</sub> and C<sub>OUT</sub>. It is recommended to keep C<sub>OUT</sub> to a low value ( $\lt$ <100nF) when possible.

A high Cout may hinder the ZES100's current sensing, as most of the DUP's dynamic supply current will be drawn from  $C_{\text{OUT}}$  instead of ZES100. Furthermore, it is strongly recommended that  $C_{\text{IN}} >> C_{\text{OUT}}$  to prevent reverse bias current from V<sub>OUT</sub> to V<sub>IN</sub>.

For higher reliability,  $V_{\text{OUT}}$  should remain lower than  $V_{\text{IN}}$  such that there is not reversed bias internally.



<span id="page-14-0"></span>**Figure 11 Input and output capacitors placement in a typical application circuit**

# **7 Application Examples**

## **7.1 External Control (MCU/FPGA) of Power Cycling (counting SEL occurrence)**

In some applications, there is a need for extra flexibility in controlling the power cycling sequence as it could be disruptive to other parts in a system. There are several ways to configure ZES100 for such application.

[Figure 12](#page-15-0) depicts an example of ZES100 configuration where the recovery sequence (power cycling) is externally controlled by a microcontroller unit MCU. The DRVN pin serves to provide a flag signal to the MCU. DRVN = "1" means an SEL/overcurrent is detected, while DRVN = "0" means no overcurrent/SEL is detected.

When there is SEL/overcurrent flag signal detected by MCU, the MCU can count the number of SEL and delay the power cycling until the suitable time to activate the power cycle.

The MCU can activate the power cycling through both O1 and O2 (Output1 and 2) pins to ZES100 GP and GN pin. GP and GN pins are the gate pin of the internal power PFET and NFET switches, respectively.

O1 = "0" means turn on internal PFET and O2 = "0" means turn off internal NFET switches to turn ON  $V_{\text{OUT}}$ .

O1 = "1" means turn off internal PFET and O2 = "1" means turn on internal NFET switches to turn OFF Vout.

When the pull-down switch is unnecessary, the internal NFET switch can be disabled by connecting GN pin to GND instead.



<span id="page-15-0"></span>**Figure 12 An example of ZES100 configuration with external control of power cycling**

### **7.2 Limit to Single Power Cycle**

In some applications, during the over-current state there is a need to just have a single power cycle instead of having power cycling sequence repeated until the overcurrent state is removed.

**Figure 13** depicts an example of ZES100 configuration where the recovery sequence (power cycling) is limited to just one single cycle. The PG pin serves to provide a flag signal to the On board computer (OBC). The OBC will disable the ENB pin when there is PG negative pulse detected. This will limit the power cycling sequence from repeated.



**Figure 13 An example of ZES100 configuration with Single power cycle**

# **8 Package Information**

# **8.1 Package Outline (QFN32L 5mm×5mm)**





# **8.2 Land Pattern (QFN32L 5mm×5mm)**



Dimensions are in millimeters Recommended dimensions for thermal vias: pad size: 1mm hole size: 0.5mm pitch: 1mm

# **8.3 Tape and Reel Information (to be updated)**

# **9 Revision History**



# **IMPORTANT NOTICE AND DISCLAIMER**

ZES PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with ZES products. You are solely responsible for (1) selecting the appropriate ZES products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. ZES grants you permission to use these resources only for development of an application that uses the ZES products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other ZES intellectual property right or to any third-party intellectual property right. ZES disclaims responsibility for, and you will fully indemnify ZES and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

ZES's products are provided subject to ZES's Terms of Sale or other applicable terms available either on zeroerrorsystems.com or provided in conjunction with such ZES products. ZES's provision of these resources does not expand or otherwise alter ZES's applicable warranties or warranty disclaimers for ZES products. ZES objects to and rejects any additional or different terms you may have proposed.

Copyright © 2024, Zero-Error Systems Pte. Ltd