

Radiation Hardened Point-of-Load (PoL)
Enabling Advanced Commercial-Off-The-Shelf (COTS) to 'Space-Grade'

Description

ZES's PoL (Part code: ZES302) is a radiation-hardened high efficiency synchronous buck regulator with integrated power transistors that can deliver up to 3A of output current. This single chip operates over an input voltage of 3V to 5.5V and provides a regulated output voltage that is externally adjustable from 0.8V to $PV_{IN}-0.8V$.

ZES's PoL based on proprietary technology (patent pending) offers an unprecedented means to supply power to COTS. Specifically, ZES's PoL embodies a unique control mode, hence featuring optimized power efficiency over a wide loading range, zero current switching, ultra-fast transient response, and over current protection

PoL is realized with Radiation Hardening By Design (RHBD) approach, hence highly tolerant to various radiation effects in space.

High integration makes PoL an ideal candidate to supply DC power to advanced ICs in space.

Applications

- Battery Operated Equipment
- Regulated Voltage Source
- Board Level Local Power Conversion
- Embedded systems

Features

- Integrated power transistors
- 3A maximum output current
- Optimized high power efficiency, >92% peak
- Configurable Soft-Start
- Innate over-current protection
- Power-good output voltage monitor
- Compatible with small size inductor Fast transient
- Full Mil-temp range operation ($T_J = -55^{\circ}C$ to $+125^{\circ}C$)
- Qualified for Space Enhanced Plastic (SEP)
- Space qualified technology
- Radiation Hardened by Design (RHBD)
- ITAR free

Electrical Performance

| | |
|------------------------|------------------------|
| Input Voltage | 3V to 5.5V |
| Output Voltage | 0.8V to $PV_{IN}-0.8V$ |
| Maximum Output Current | 3A |
| Switching Frequency | $\leq 2MHz$ |
| Peak Power Efficiency | >92% |
| Output Ripple (CCM) | <10mVpp |

Radiation Performance (Cyclotron Verified)

| | |
|-------------|--|
| TID | 100 Krad (Si) |
| SEL | 90 MeV-cm ² /mg |
| SEFI | 60 MeV-cm ² /mg |
| SEU | 60 MeV-cm ² /mg |
| Ion Fluence | Up to 10 ⁷ /cm ² |

Ordering Information

| Part No. | Grade | Form Factor | Size |
|-----------------|---------------------------------|-------------|----------------|
| ZES302POLFQ-EP | Space Plastic Flight Model | QFN40L | 5 mm x 5 mm |
| ZES302POLGQ-EP | Ground Model* | QFN40L | 5 mm x 5 mm |
| ZES302POLGEV-EP | Space Plastic Evaluation Board* | PCB | 100 mm x 100mm |

For price, delivery, and ordering information please contact info@zero-errorsystems.com

* These units are intended for engineering evaluation only. These units are not suitable for qualification, production, radiation testing or flight use. Parts are not warranted for performance over the full specified temperature range of $-55^{\circ}C$ to $125^{\circ}C$ or operating life.

1. Typical Application Circuit (VIN=5V, VOUT=2.5V)




Figure 1 Typical application schematic for VIN=5V, VOUT= 2.5V

Note: More details in Fig. 6 (VIN=3.3V, VOUT=1.2V application) with description on connections.

2. Efficiency





Figure 2 Efficiency vs Load Current

3.1 Pin Configuration



3.2 Pin Description Table

| Pin | Name | Type | Description |
|-------------------|------------------------|------------|--|
| 1-2, EP | PGND | Ground | Power Ground Pin |
| 3-9 | SW | Output | Switching Node Output pin |
| 10 | BOOT | Power | Bootstrap Capacitor pin |
| 11-15 | TB1~TB5* (LSB..MSB) | Analog I/O | Please refer "Fig.6 application-diagram". VREF Trimming pins (For ZES internal test-pin) |
| 16 | RSINK* | Analog I/O | "Please refer "Fig.6 application-diagram". Connect to AGND." Sink Resistor pin (For ZES internal test-pin) |
| 17 | BIAS | Analog I/O | Fig.6 Connect 174Kohms and AGND. Bias Resistor pin (For ZES internal test-pin) |
| 18, 22 | AGND | GND | Analog Common Ground pin |
| 20 | VOS | Input | VOOUT sense |
| 21 | FB | Input | Feedback Input pin |
| 23 | VREF | Output | Reference Voltage Output pin |
| 24 | SS | Analog I/O | Soft Start pin |
| 27 | PG | Output | Power Good pin |
| 28 | OCP* | Debug(NC) | NC. Over Current Protect Debug pin (For ZES internal test-pin) |
| 29 | UVLOB* | Debug(NC) | NC. Under Voltage Lockout Debug pin (For ZES internal test-pin) |
| 31-32 | TC0, TC1* | Analog I/O | Please refer "Fig.6 application-diagram". TC0 connect to AGND. TC1 connect to VIN". Current Sensing Trimming pin (For ZES internal test-pin) |
| 33 | EN | Input | EN=0 is OFF. Enable Input pin |
| 35 | VIN | Power | Analog Supply Voltage pin. |
| 36-39 | PVIN | Power | Power Supply |
| 19,25,26,30,34,40 | NC | Analog Out | Analog Output Debug Pin (For ZES internal test-pin) |

* These pins will be changed in the future POL-IC versions. Please contact ZES for more information.

4.1 Functional Block Diagram




Figure 3 Functional block diagram.

4.2 Integrated Circuit Operation:

ZES302 is a synchronous DCDC buck regulator integrated circuit. The control system embodies both a voltage-mode hysteretic control (VMHC) and current-mode hysteretic control (CMHC). The first advantage of this design is that the buck converter can operate in both DCM and CCM and thus provide excellent efficiency at both light and heavy loads. The second advantage is that unlike traditional current-mode PWM controller, the linear regulation in our design only works when the buck converter enters heavy load. Thus, the error amplifier compensation network in CMHC can be easily designed since the output pole at heavy load is at much higher frequency and can be cancelled easily with an on-chip zero, leading to a system that is close to a single pole system with much higher bandwidth. This also gives rise to fast transient responses. Besides, the proposed design achieves a quasi-fixed switching frequency to ensure predictable EMI performance without any clock generator.

4.3 Pin Functions

AGND: Analog GND pin(s). Internal analog circuit blocks ground pin and the IC output voltage negative terminal for the Cout and RB output sensing resistor.

BIAS: Bias reference Pin. A resistor is connected here to ground to provide the internal analog block reference current of 500nA. A 174k ohm resistor is the recommended value. Pin will be removed in the future versions of this IC.

VREF: Voltage Reference Pin is the internal comparator input pin. The voltage of 0.8V is set internally. a 100nF capacitor is recommended for Cref.

FB: Feedback Pin Connect a resistor from FB to VOUT and FB to GND to adjust the output voltage in accordance with the following equation.

$$V_{OUT} = V_{REF} \left(1 + \frac{R_A}{R_B} \right)$$

V_{OUT} = Output voltage,
 V_{REF} = Reference voltage (0.8V typical)
 R_A = Top divider resistor, and
 R_B = Bottom divider resistor.

VOS: Vout sense Pin, an internal divider is connected to this pin for the Main Regulation Control circuit to measure the Output voltage.

PGND: Power Ground Pin is the return path of the internal power transistor synchronous switch. Please provide a large continuous PCB area for this pin and connect the Cout capacitor terminal and CPVIN Capacitor nearest to this pin(s).

VSW: Switching Voltage Output Pin: The switching internal power transistors output pin. Connect this pin(s) to the inductor with a wide trace.

BOOT: Bootstrap Pin: A series resistor and capacitor is connected to this pin and VSW. This pin provides the required drive voltage for the power transistor switch. A capacitor of 10nF to 100nF and a series resistor of 1 Ohm to 10 ohms are recommended.

PVIN: Power Voltage Input pin. This pin is the input terminal for the internal high side transistor switch. Please provide a large area for this pin and connect the CVIN Capacitor to this pin.

VIN: Analog Voltage input pin. Most of the Analog circuitry is connected to this pin. A decoupling capacitor (CVIN) of 4.7uF is recommended to be connected to this pin and ground.

PG: Power Good Pin. This pin has an open drain Mosfet transistor. The pin will remain low until 0.95 VREF is detected at the FB pin. A 100K ohm resistor is recommended for the pull up resistor (Rpg).

EN: ENABLE Pin. This pin enables the operation of the regulator typically this pin is connected to VIN. The threshold can be adjusted by a resistor divider connected to VIN and GND. Typical enable voltage is 0.8V lower than 0.6V the DCDC is in shutdown mode.

SS: SOFT START Pin. This pin enables the soft start operation of the regulator. A 220pF capacitor (C_{SS}) is typically used.

5. Maximum Ratings

Absolute maximum ratings are limits beyond which damage to the device may occur. Exposure to absolute rating conditions for extended periods may affect device reliability. Functional operation of the device at these conditions is not implied.

Table 1 Absolute maximum ratings

| Parameter | Min | Max | Unit |
|---|-------|-------|------|
| PVIN | - 0.3 | + 5.5 | V |
| SW | - 0.3 | + 5.5 | V |
| PG | - 0.3 | + 5.5 | V |
| VIN | - 0.3 | + 5.5 | V |
| EN | - 0.3 | + 5.5 | V |
| Storage temperature T _{STG} | -55 | +150 | °C |
| Operating Junction Temperature T _J | | TBC | °C |
| Thermal resistance junction-case | | TBC | °C/W |



ESD Ratings

| Parameter | Test Conditions | Value | Unit |
|--------------------|---------------------|--------|------|
| ESD Susceptibility | Human Body Model | ± 2000 | V |
| | Charge Device Model | ± 500 | V |
| | Machine Model | ± 200 | V |

6. Electrical Characteristics

Typical values correspond to $T_A = 25^\circ\text{C}$, $PV_{IN} = V_{IN} = 5\text{V}$, $V_{OUT} = 2.5\text{V}$, $L_o = 1.0\mu\text{H}$, $C_o = 47\mu\text{F}$ unless otherwise specified. Please refer to Figure 1 for the measurement circuit.

| | Parameter | Test Conditions | Min | Typ | Max | Unit |
|------------------------------|----------------------------|---|-----|-----------|----------------|------------------|
| Supply Specifications | | | | | | |
| 1 | Input Voltage PV_{IN} | | 3.0 | 5.0 | 5.5 | V |
| 2 | Supply Voltage V_{IN} | | | PV_{IN} | | V |
| 3 | Quiescent Current I_Q | | | 55 | | μA |
| 4 | Shutdown Current | | | 40 | | μA |
| 5 | Enable Pin Voltage | | 0.8 | | V_{in} | V |
| Under Voltage Lockout | | | | | | |
| | Rising Threshold | | | 2.9 | | V |
| | Falling Threshold | | | 2.7 | | V |
| Output Specifications | | | | | | |
| 7 | Output Voltage V_{OUT} | | 0.8 | | $V_{IN} - 0.8$ | V |
| 8 | Output Current I_{OUT} | | | | 3 | A |
| 9 | Load Regulation | $V_{IN} = 5\text{V}$, $V_{OUT} = 2.5\text{V}$, $I_{OUT} = 0.5\text{A}$ | | | 2 | %/A |
| 10 | Line Regulation | $V_{IN} = 3\text{-}5\text{V}$, $V_{OUT} = 2.5\text{V}$, $I_{OUT} = 0.5\text{A}$ | | | 2 | %/V |
| 11 | Reference Voltage | | | 0.8 | | V |
| 12 | Output Ripple Voltage | $V_{IN} = 5\text{V}$, $V_{OUT} = 2.5\text{V}$, $I_{OUT} = 1\text{mA}$ | | 24 | | mVpp |
| | | $V_{IN} = 5\text{V}$, $V_{OUT} = 2.5\text{V}$, $I_{OUT} = 0.1\text{A}$ | | 6 | | mVpp |
| | | $V_{IN} = 5\text{V}$, $V_{OUT} = 2.5\text{V}$, $I_{OUT} = 1\text{A}$ | | 6 | | mVpp |
| 13 | High-side FET $R_{DS(ON)}$ | | | 130 | | $\text{m}\Omega$ |
| 14 | Low-side FET $R_{DS(ON)}$ | | | 70 | | $\text{m}\Omega$ |
| Power Good Signal | | | | | | |
| 15 | Falling Threshold | FB as a % of V_{REF} | | 95 | | % |
| 18 | Output Efficiency | $V_{IN} = 5\text{V}$, $V_{OUT} = 2.5\text{V}$, $I_{OUT} = 1\text{mA}$ | | | 70 | % |
| | | $V_{IN} = 5\text{V}$, $V_{OUT} = 2.5\text{V}$, $I_{OUT} = 0.1\text{A}$ | | | 92 | % |
| | | $V_{IN} = 5\text{V}$, $V_{OUT} = 2.5\text{V}$, $I_{OUT} = 1\text{A}$ | | | 93 | % |



7.1 Measurement Circuit (Reference Application circuit for VIN=3.3V, VOUT=1.2V)

ZES302 samples now are Engineering-samples (ES) and undergoing final revisions. Below is “Reference Application circuit” (Fig.6) and the supporting test-data for your reference. Please share your application details with ZES for design-recommendations.

The following application circuit (Fig.6) and test data graphs were obtained using the circuit shown in Fig. 6, by using additional test-pin connections to evaluate the performance.

- (a) RSINK(Pin#16): Rsink current pin. Test pin for internal use, please connect to GND.
- (b) BIAS (Pin#17): Connect to 174Kohms.
- (c) TC0(Pin#32) and TC1(Pin#31), Test pins for Freq. control: Connect TC0 to GND. Connect TC1 to VIN.
- (d) External-component recommendation for VIN=3.3V, VOUT= 1.2V:




Figure 6 Reference Application-circuit VIN=3.3V, VOUT=1.2V

- (e) VREF voltage stability check required:


As in Fig.6, please use TB1~TB5 pin connections to pull-up using 1M ohms to VIN, for VREF stability(PIN #23).

Re-confirm VREF=0.8V, try using jumpers for some of the lines on TB1~TB5 connections to GND, until you get stable VREF=0.8V.


Please contact ZES for your layout & application-circuit design recommendations.

7.2 Test Data (Reference):

Test-condition: $V_{IN} = 3.3V$ $V_{OUT}=1.2V$, $T_A= 25^{\circ}C$



$I_{out} = 200mA \rightarrow 2A$, $V_{IN}=3.3V$ $V_{OUT}=1.2V$
Figure 7 Load Transient Response




$I_{out} = 200mA \rightarrow 2A$, $V_{IN}=5V$, $V_{OUT}=2.5V$
Figure 8 Load Transient Response

Note: The above Reference Application circuit (Fig. 6) and the Test data are tested on ZES evaluation board. Please contact ZES for application support.

8.1 Package Information

Package Outline (QFN40L)



8.2 Tape and Reel Information

(TBC)

9. Revision History

| Version No. | Notes | Date |
|-------------|---|-----------|
| V0.0.65 | Preliminary version | Mar. 2024 |
| V0.0.7 | Ordering information updates | Apr. 2024 |
| V0.0.75 | <ul style="list-style-type: none"> Application-circuit VIN=5V (Fig.1) for Evaluation-Samples by using Test-pins connected externally. Fig.1 VREF capacitor value changed 10nF → 100nF Added Ref. Application circuit VIN 5.5V (Fig 1) for Point data and VIN=3.3V (Fig.6) & Test data for VIN=3.3V, VOUT=1.2V. TB1~TB5 connections externally modified to stabilise VREF=0.8V Change Efficiency plot to logarithmic Remove” Further, multiple of ZES’s PoLs can be placed in parallel, hence exhibiting innate redundancy.” Removed “Plug-and-play’ parallel operation with redundancy” Efficiency data change to max range current | June 2024 |

IMPORTANT NOTICE AND DISCLAIMER

ZES PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing ZES products. You are solely responsible for (1) selecting the appropriate ZES products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. ZES grants you permission to use these resources only for development of an application that uses the ZES products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other ZES intellectual property right or to any third-party intellectual property right. ZES disclaims responsibility for, and you will fully indemnify ZES and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

ZES’ products are provided subject to ZES’ Terms of Sale or other applicable terms available either on zero-errorsystems.com or provided in conjunction with such ZES products. ZES’ provision of these resources does not expand or otherwise alter ZES’ applicable warranties or warranty disclaimers for ZES products. ZES objects to and rejects any additional or different terms you may have proposed.

Copyright © 2024, Zero-Error Systems Pte. Ltd